Modeling and simulation results of a pulse skipping modulated buck converter for applications involving a source with widely varying voltage conditions with loads requiring constant voltage from full load down to no load is presented. The pulses applied to the switch are blocked or released on output voltage crossing a predetermined value. The regulator worked satisfactorily over a wide input voltage range with good transient response but with higher ripple content. Input current spectrum indicates a good EMI performance with crowding of components at audio frequency range for the selected switching frequency.
Introduction
DC-to-DC buck converters are direct converters employed for stepping down DC voltage to a desired lower level. These are employed, due to their inherent high efficiency, in places where losses due to their linear counterparts are not tolerated. A buck regulator is a suitably controlled buck converter that can maintain its output voltage at the desired level during constant load with varying input voltage conditions, constant input voltage with varying load conditions or both. A voltage mode PWM controller, in which the duty cycle is altered, based on error between set voltage and measured output voltage such that the output voltage of the converter is very nearly equal to the desired value is well documented and widely used [1] [2] [3] [4] . These converters are mostly based on circuits in which a pulse width modulated (PWM) signal is filtered with an LC network [5] [6] [7] . Apart from maintaining the line and load regulations low, it is also desirable to retain the losses low especially in applications involving energy limited sources. It is required that the efficiency is kept high throughout the operating range. Efficiency of PWM switching regulators is in general high compared to linear regulators but not constant over the entire load range. Efficiency of a PWM regulator at light loads is significantly less compared to that at near full load conditions. The problem is pronounced at low voltage portable applications. Various topologies and methods of control were suggested and synchronous buck topology with ZVS technique is suggested for minimizing switching losses [8] [9] [10] . The low side MOS-FET device with integrated Schottky diode can further improve the efficiency of synchronous converter even though there is slight increase in ON resistance [11] .
The converter, which operates with high efficiency at light loads during stand by mode, in which portable equipment operate most of the time when not in use, demanded considerable attention of the researchers and several techniques including improved controllers with digital PWM, PFM with reduced switching and conduction losses were proposed [12] [13] [14] . Pulse Skipping Modulated Converters operate with higher efficiency at light loads with reduced switching loss due to pulse skipping [15] . A pulse skipping modulated DC-DC converter is studied in this paper for its performance under varied supply and load conditions.
Pulse Skipping Modulated Buck Converter

Description
A pulse skipping modulated buck converter is shown in Figure 1 . It essentially consists of a MOSFET switch, a diode, an inductor L, a capacitor C. L and C filter out the ripple and designed suitably so that the LC filter cut off frequency is well below the switching frequency. The feedback circuit consists of a PSM control logic, which allows the pulse generated by the clock if actual voltage is below the reference voltage and skips pulses if the actual voltage exceeds the reference voltage vref. The clock pulse generated is a constant frequency constant width (CFCW) pulse [16] . MOSFET switch is ON when the clock pulse is applied over a fixed duration of time equal to duty cycle of the clock and the inductor current rises linearly. The switch is OFF for the remaining period of the cycle and the current drops to a lower value but higher than the initial value of the cycle. It drops to a value lower than the initial value if the next pulse is skipped and so on. Thus by alternately permitting p pulses and skipping q pulses the output voltage is maintained at a value close to reference value. The waveforms are shown in Figure 2 .
As shown in Figure 3 , a comparator compares v0 and vref and its output is ANDed with CLK. Output of AND gate sets RS flip flop which is reset at the falling edge of the clock as shown through a NOT gate. Pulse Output of the flip-flop is used to drive the converter switch. On vref > v0 comparator output is HIGH and AND gate output sets flip flop every time CLK goes HIGH and is reset at the falling edge. Hence clock pulses are applied to the switch. This is known as charging period. On vrefd < v0 comparator output is LOW and AND gate out put is LOW irrespective of the clock and hence the flip flop is not set and clock pulses are not applied to the switch or pulses are skipped. This is known as skipping period.
Modeling of PSM converter
Let for p cycles the clock pulses are applied and for q cycles the pulses are skipped for a particular load resistance R and input voltage Vin. The duration pT is known as charging period and the duration qT is known as skip ping period. During the charging period, in each cycle the switch is ON for duration equal to D and during the skipping period the switch is OFF throughout as the pulses are not applied and skipped.
The converter is modeled [16] using state space averaging method and the state space equations, assuming continuous conduction mode, are obtained as shown below.
During charging period,
During skipping period,
where,
Hence the average output voltage is given by
M, the modulation factor is a measure of the number of skipping. When vin goes higher for the same V 0 with constant D, M increases increasing the number of skipped pulses to maintain the voltage. Similarly when load decreases M increases decreasing the number of switching. When no pulses are skipped then M is zero and the equation reduces to that of a buck converter without feedback at steady state.
Simulation
Simulation of the PSM DC-DC buck converter was carried out with the following parameters. Pulses are skipped to regulate the output voltage with increase in input voltage as shown in Figure 4 .
Input voltage is stepped from 12 V to 20 V and the output voltage is plotted. Output voltage waveform for a constant load with a step increase in input voltage is shown in Figure 5 .
Response showed that PSM converter can accept wide variations in input voltage and its response speed was good as seen from step response and the output voltage was regulated over the entire range. Modulation Factor increases with increase in voltage increasing the pulses skipped Load was decreased by a step and the output voltage is shown in Figure 6 . Pulses skipped increased, as load was decreased to regulate the voltage. The ripple of the output voltage was higher as input voltage was increased. A similar response was observed when the load was decreased. Input current harmonic spectrum of the PSM converter is shown in Figure 7 . Spectrum of the converter with PWM control is also shown in Figure 8 for comparison purpose for the same input voltage and load.
In the case of PSM converter harmonic components are spread over a wide band of frequencies lowering the average value of the peaks of currents. Individual peaks are smaller than those of PWM converter. Hence PSM converter has better EMI performance. Due to reduction in average frequency with pulse skipping at light loads there may be components entering into audio frequency range which may result in audible noise interference, which can be avoided by selecting the switching frequency high.
Conclusions
Pulse Skipping Modulated Buck converter was modeled and simulated. Response of the converter for input voltage and load step variation was studied. The converter response to changes was quick and the PSM controlled converter regulated the output voltage over the entire range of input voltage intended for operation. Input current harmonic spectrum was studied and compared with that of PWM controlled Converter. PSM converter has a well spread out spectrum, with individual component peak values less in amplitude, making its EMI performance better than that of PWM controlled converter. But there are frequency components entering into audio frequency range due to the average frequency of switching being lower with pulse skipping, if the switching frequency is selected to be just above the audio range.
